### Virtual Memory



CS 351: Systems Programming Melanie CorneliusSlides and course

Slides and course content obtained with permission from Prof. Michael Lee, <lee@iit.edu>



#### **REMINDERS**:

- 1. Lab 02 -- Due 29 Oct (Sun)
- 2. Lab 03 -- Out today, due 5 Nov
- Midterm exam: 3 Nov, review next Wed.
- 4. Oral exam: discuss




#### Midterm topics:


- 1. C (pointers, arrays, structs, functions)
- 2. Process: CS:APP 8.1-8.6
- 3. Mem hierarchy, cacheing CS:APP6.1-6.6
- 4. Virtual mem, CS:APP 9.1-9.7





#### previously: SRAM ⇔ DRAM





### next: DRAM ⇔ HDD, SSD, etc. i.e., memory as a "cache" for disk



Computer

#### Computer Science

#### main goals:

- 1. maximize memory throughput
- 2. maximize memory utilization
- 3. provide *address space consistency*& *memory protection* to processes



#### *throughput* = # bytes per second

- depends on access latencies (DRAM, HDD, etc.) and "hit rate"




### *utilization* = fraction of allocated memory that contains "user" data (aka *payload*)

- vs. metadata and other overhead required for memory allocation



## *address space consistency* → provide a uniform "view" of memory to each process






*address space consistency* → provide a uniform "view" of memory to each process



### *memory protection* $\rightarrow$ prevent processes from directly accessing each other's address space





*memory protection*  $\rightarrow$  prevent processes from directly accessing each other's address space




#### i.e., every process should be provided with a managed, *virtualized* address space




#### "memory addresses": what are they, really?





#### "physical" address: (byte) index into DRAM






### instructions executed by the CPU *do not* refer directly to *physical* addresses!



### processes reference *virtual* addresses, the CPU relays virtual address requests to the *memory management unit* (MMU), which are *translated* to physical addresses



Main Memory





Compute Science

# essential problem: translate request for a virtual address $\rightarrow$ physical address

### ... this must be **FAST**, as *every* memory access from the CPU must be translated



#### both hardware/software are involved:


- MMU (hw) handles simple and fast operations (e.g., table lookups)
- Kernel (sw) handles complex tasks (e.g., eviction policy)




### §Virtual Memory Implementations



#### 1. simple relocation









 per-process relocation address is loaded by kernel on every context switch






- problem: processes may easily overextend their bounds and trample on each other





- incorporate a *limit* register to provide memory protection






- assertion failure triggers a fault, which summons kernel (which signals process)





- provides protection
- simple & fast!


pros:



but: available memory for mapping depends on value of base address

i.e., address spaces are not consistent!





also: all of a process *below the address limit* must be loaded in memory


i.e., memory may be vastly under-utilized



- 2. segmentation
  - partition virtual address space into *multiple logical segments*
  - individually map them onto physical memory with relocation registers




Science



virtual address has form *seg#:offset* 










- re-populated on each context switch
- part of kernel-maintained, per-process metadata (aka "process control block")
- implemented as MMU registers


Segment Table		
	Base	Limit
0	B <sub>0</sub>	Lo
1	<b>B</b> 1	L1
2	<b>B</b> <sub>2</sub>	L <sub>2</sub>
3	<b>B</b> 3	L <sub>3</sub>

#### pros:

- still very fast
  - translation = register access & addition
- memory *protection* via limits
- segmented addresses improve consistency







- variable segment sizes  $\rightarrow$  memory fragmentation
- fragmentation potentially lowers utilization
- can fix through compaction, but expensive!




#### Computer Science

### 3. paging

- partition virtual and physical address spaces into *uniformly sized* **pages**
- virtual pages map onto physical pages






physical memory	ļ





- not all of a given segment need be mapped
- minimum mapping granularity = page




#### modified mapping problem:

- a virtual address is broken down into virtual page number & page offset
- determine which physical page (if any)
  a given virtual page is loaded into
- if physical page is found, use page offset to access data




### Given page size = $2^{p}$ bytes VA: virtual page number virtual page offsetPA: physical page number physical page offset







Colonaa





#### page table entries (PTEs) typically contain additional metadata, e.g.:

- dirty (modified) bit
- access bits (shared or kernel-owned pages may be read-only or inaccessible)



#### e.g., 32-bit virtual address, 4KB (2<sup>12</sup>) page size, 4-byte PTE size;

- size of page table?



#### e.g., 32-bit virtual address, 4KB (2<sup>12</sup>) pages, 4-byte PTEs;

- # pages = 
$$2^{32} \div 2^{12} = 2^{20} = 1M$$

- page table size =  $1M \times 4$  bytes = **4MB** 



### 4MB is much too large to fit in the MMU — insufficient registers and SRAM!

### Page table resides in **main memory**




The translation process (aka *page table walk*) is performed by hardware (MMU).


- The kernel must initially populate, then continue to manage a process's page table
- The kernel also populates a *page table base register* on context switches



#### translation: hit









#### kernel decides where to place page, and what to evict (if memory is full)

- e.g., using LRU replacement policy



### this system enables **on-demand paging** i.e., an active process need only be partly in memory (load rest from disk dynamically)



### but if working set (of active processes) exceeds available memory, we may have **swap thrashing**





#### integration with caches?



# Q: do caches use physical or virtual addresses for lookups?




# Q: do caches use physical or virtual addresses for lookups?

### A: caches typically use *physical* addresses





#### Virtual address based Cache





#### Physical address based Cache





%\***@\$&#!!!** 




#### Computer Science

#### saved by hardware:

# the *Translation Lookaside Buffer* (TLB) — a cache used solely for VPN→PPN lookups








TLB + Page table (exercise for reader: revise earlier translation diagrams!)





IIT College of Science ILLINOIS INSTITUTE OF TECHNOLOGY

# TLB mappings are *process specific* — requires flush & reload on context switch

- some architectures store PID (aka "virtual space" ID) in TLB



Familiar caching problem:

- TLB caches a few thousand mappings
- vs. millions of virtual pages per process!

# we can improve TLB hit rate by reducing the number of pages ...


by increasing the size of each page






- 
$$2^{32} \div 2^{19} = 2^{13} = 8$$
K pages  
-  $2^{32} \div 2^{22} = 2^{10} = 1$ K pages  
(not bad!)

- $-2^{32} \div 2^{10} = 2^{22} = 4M$  pages
- 1KB, 512KB, 4MB pages
- compute # pages for 32-bit memory for:









## increasing page size results in increased *internal fragmentation* and *lower utilization*



## i.e., TLB effectiveness needs to be balanced against memory utilization



### so what about 64-bit systems? $2^{64} = 16$ Exabyte address space $\approx 4$ billion x 4GB



## most modern implementations support a max of 248 (256TB) addressable space





### = **512GB**

- PT size  $= 2^{36} \times 8 = 2^{39}$  bytes
- PTE size = 8 bytes (64 bits)
- # pages =  $2^{48} \div 2^{12} = 2^{36}$
- page table size (assuming 4K page size)?

#### 512GB

#### (just for the virtual memory *mapping* structure)

(and we need one per process)





#### (these things aren't going to fit in memory)


Compu

instead, use *multi-level* page tables:

- split an address translation into two (or more) separate table lookups
- unused parts of the table don't need to be in memory!




- "toy" memory system
- 8 bit addresses
- 32-byte pages






- "toy" memory system
- 8 bit addresses
- 32-byte pages




- "toy" memory system
- 8 bit addresses
- 32-byte pages





Computer Science



## IA-32 paging (4KB pages)



lingar Address



### x86-64 paging (4KB pages)

